Announcement

Collapse
No announcement yet.

F3-12800CL9D-4GBRL x 2 = 8GB in an old DFI LP UT X48 T3RS

Collapse
X
 
  • Filter
  • Time
  • Show
Clear All
new posts

  • F3-12800CL9D-4GBRL x 2 = 8GB in an old DFI LP UT X48 T3RS

    Model of the motherboard: DFI LPA UT X48 T3RS
    BIOS: 8/29
    Model of the memory: 2 Kits of: F3-12800CL9D-4GBRL - Total: 4x2GB
    Model of the CPU: DFI Lanparty UT X48 T3RS

    What is the problem?

    No Boot with 2 kits!!!

    Trying to upgrade my old system to 8GB I couldn't find another kit of my old RAM: F3-12800CL7D-4GBPI and decided to by two kits of F3-12800CL9D-4GBRL... but I can't boot with all 4 sticks on.

    My changes in bios where: Dram voltage, the timmings: 9,9,9,25 and Comand rate to 2N.

    My BIOS Settings:

    DFI UT X48-T3RS LanParty

    CPU Feature
    -----------
    - Thermal Management Control: Disabled
    - PPM(EIST) Mode: Disabled
    - Limit CPUID MaxVal: Disabled
    - CIE Function: Disabled
    - Execute Disable Bit: Disabled
    - Virtualization Technology: Disabled
    - Core Multi-Processing: Enabled

    Genie Main menu
    ---------------
    Exist Setup Shutdown: Mode 2
    Shutdown after AC Loss: Disabled
    O.C. Fail retry Counter: 0
    CPU Clock Ratio: 10x
    CPU N/2 ratio: Disabled
    Target CPU Clock: 3333MHz
    CPU Clock: 400MHz
    Boot Up Clock: Auto
    CPU Clock Amplitude: 800mV
    CPU Clock0 Skew: 0ps
    CPU Clock1 Skew: 0ps
    DRAM Speed: Auto
    Target DRAM SpeedDR3 1333
    PCIE Clock: 100mhz
    PCIE Slot Config: 1X 1X

    CPU Spread Spectrum: Disabled
    PCIE Spread Spectrum: Disabled

    Voltage Settings
    ----------------
    CPU VID Control: Auto 1.2200V
    CPU VID Special Add Limit: Enabled
    CPU VID Special Add: Auto
    DRAM Voltage Control: 1.510V
    SB Core/CPU PLL Voltage: 1.510V
    NB Core Voltage: 1.291V
    CPU VTT Voltage: 1.100V
    Vcore Droop Control: Enabled
    Clockgen Voltage Control: 3.45v
    GTL+ Buffers Strength: Strong
    Host Slew Rate: Weak
    x MCH RON Offset Value: 00
    x MCH RTT Offset Value: 00
    x MCH Slew Rate Offset Value: 00
    x MCH VREF 1 Value
    x MCH VREF 2 Value
    x MCH VREF 3 Value
    GTL REF Voltage Control: Disable
    x CPU GTL1/3 REF Volt: 113
    x CPU GTL 0/2 REF Volt: 100
    x North Bridge GTL REF Volt: 100

    CPU Core Voltage: 1.20V
    DRAM Voltage: 1.50V
    NB Core Voltage: 1.32V
    CPU VTT Voltage: 1.10V

    DRAM Timing
    -----------
    - Enhance Data transmitting: AUTO
    - Enhance Addressing: AUTO
    - T2 Dispatch: Auto


    Clock Setting Fine Delay
    ------------------------
    CAS Latency Time (tCL): 9
    RAS# to CAS# Delay (tRCD): 9
    RAS# Precharge (tRP): 9
    Precharge Delay (tRAS): 25
    All Precharge to Act: AUTO
    REF to ACT Delay (tRFC): AUTO
    Performance LVL (Read Delay): AUTO
    Read delay phase adjust: Press Enter
    MCH ODT Latency: AUTO
    Write to PRE Delay (tWR): AUTO
    Rank Write to Read (tWTR): AUTO
    ACT to ACT Delay (tRRD): AUTO
    Read to Write Delay (tRDWR): AUTO
    Ranks Write to Write (tWRWR): AUTO
    Ranks Read to Read (tRDRD): AUTO
    Ranks Write to Read (tWRRD): AUTO
    Read CAS# Precharge (tRTP): AUTO
    ALL PRE to Refresh: AUTO

    ***DRAM CLK Driving Strength: Level 4
    ***DRAM Data Driving Strength: Level 7
    ***Ch1 DLL Default Skew Model: Model 4
    ***Ch2 DLL Default Skew Model: Model 4

    Fine Delay Step Degree: 5ps

    Ch1 Clock Crossing Setting: AUTO
    - DIMM 1 Clock fine delay: Current 489ps
    - DIMM 2 Clock fine delay: Current 489ps
    - DIMM 2 Control Fine Delay: Current 434ps
    - DIMM 1 Control Fine Delay: Current 473ps
    - Ch 1 Command fine delay: Current 560ps

    Ch2 Clock Crossing Setting: AUTO
    - DIMM 3 Clock fine delay: Current 686ps
    - DIMM 4 Clock fine delay: Current 686ps
    - DIMM 4 Control Fine Delay: Current 607ps
    - DIMM 3 Control Fine Delay: Current 654ps
    - Ch 2 Command fine delay: Current 693ps

    Ch1Ch2 CommonClock Setting: Auto

    Ch1 RDCAS GNT-Chip Delay: Auto
    Ch1 WRCAS GNT-Chip Delay: Auto
    Ch1 Command to CS Delay: Auto

    Ch2 RDCAS GNT-Chip Delay: Auto
    Ch2 WRCAS GNT-Chip Delay: Auto
    Ch2 Command to CS Delay: Auto

    Common CMD to CS Delay: 2N

    *** This parameters where very important to Boot my old RAM: F3-12800CL7D-4GBPI
    I Tried diferentes config here with advise of a DFI PDF HElp on Genie bios:

    Recomended fine delay settings for PC3 12800 and 14400

    Micro D9 chips:
    3/8/3/3, 3/8/4/4 and 4/7/4/4(With this setting and two sticks its ok)

    Samsung chips:
    3/8/5/5, 3/8/6/6 and 4/6/7/7

    Thanks for any advice!

  • #2
    Any time you mix two or more sets of DRAM it can be problematic (even of the same model), here you might try either 9-9-9-24 1600 or 8-8-8-24 1333, with both options set Command Rate to 2T, raise DRAM voltage to 1.55 and NB voltage to 1.4


    Pls offer comments on support I provide, HERE, in order to help me do a better job here:

    Tman

    Comment

    Working...
    X